Abstract In this paper, a NMOS-based wideband low power and linear tunable transconductance current differencing transconductance amplifier (CDTA) is presented. Based on the NMOS CDTA, a novel simple and easily reconfigurable configurable analogue block (CAB) is designed. Moreover, using the novel CAB, a simple and versatile butterfly-shaped FPAA structure is introduced. The FPAA consists of six identical CABs, and it could realize six order current-mode low pass filter, second order current-mode universal filter, current-mode quadrature oscillator, current-mode multi-phase oscillator and currentmode multiplier for analog signal processing. The Cadence IC Design Tools 5.1.41 post-layout simulation and measurement results are included to confirm the theory.
Introduction
Reconfigurable hardware platform is gaining increasing importance in all application areas of the semiconductor industry due to providing flexible customize applicationspecific integrated circuit (ASIC), and it is an attractive design for decreasing the monetary cost and circumventing the long development cycle [1] . Rapid-prototyping techniques for prototyping digital integrated circuits have become a widely endorsed approach in digital design for fast time-to-market products, such as the use of field programmable gate arrays (FPGAs) to cater particularly well reconfigurability. Analogical to the FPGAs in digital circuits, the field programmable analog arrays (FPAAs) are type of reconfigurable analog circuits capable of implementing a variety of analog signal-processing functions, and they are widely used in fuzzy inference systems [2] , micro-sensor interfaces [3] and measurement systems [4, 5] .
The FPAA is a programmable and rapid-prototyping device for implementing various analog circuits, like analog filters, oscillators, multipliers etc. [6, 7] . A FPAA consists of configurable analog blocks (CABs) and signal interconnection between them. The reported FPAAs can be divided into two categories: discrete time FPAA [8] [9] [10] [11] [12] and continuous time FPAA [13] . The discrete time FPAAs are based on switched-capacitor techniques, which providing benefits in adjustability and matching but brings drawbacks in terms of power-consumption and switching noise and narrow bandwidth [14] . The continuous-time FPAAs usually have larger bandwidth than discrete-time ones.
During the past decade, a great number of studies on continuous-time FPAAs have been reported. Lee and Gulak describe the basic idea of FPAAs [15] where CABs, capacitors, and resistors can be connected by a routing network in 1991. In 2002, a FPAA designed using chessboard layout was presented by Pankiewicz et al. [16] . This FPAA comprises of 40 CABs built of one operational transconductance amplifier and one capacitor (OTA-C) each. The local interconnections, switches and the OTA tuning circuit are achieved by programmable current mirror. Becker and Henrici proposed a hexagonal FPAA structure in 2008 [14] , this structure does not require a routing network and switches in the signal path which improves the frequency response. Loobi and Lyden reported a FPAA which contains two types of CAB based on operational amplifiers (OP) [17] . The interconnection between CABs occupies nearly 60 % of the area. FPAAs based on OTA-C technique are promising for high frequency operation [16, [18] [19] [20] , because of programmable transconductance of OTAs. The FPAAs presented in [7, 21, 22] consist of CABs based on current conveyors (CCII). The gain of each CAB can be digitally controlled by digital control word in [7] with fixed interconnection. In [21] , each CAB contains a CCII, two transconductors working as tunable grounded resistors, two programmable capacitors and a buffer. Madian et al. [23] constructed their FPAA by 16 CABs based on current feedback operational amplifiers (CFOA). The CABs interconnect with each other based on crossbar structure. In 2012, Fernandez et al. [13] proposed a FPAA using translinear element, the CABs are based on the log-domain circuit. Reference [24] reported a FPAA which consists of 18 CABs based on translinear element also. Within each CAB, there are 20 nearest neighbor lines in vertical routing. These lines can reduce parasitic capacitance.
However, the reported analog FPAAs, whether they are based voltage mode (OP etc.) blocks or current mode (OTA, CCII and CFOA etc.) blocks, have relatively narrow bandwidth and high supply voltage (for example, OTA (CA3080) has BW = 2 MHz and V pp = ±15 V, CCII (AD844) has BW = 20 MHz and V pp = ±20 V, OP (F741A) has BW = 1.5 MHz and V pp = ±15 V. In addition, these blocks are lack of linear tunablility. Therefore, the reported continuous-time FPAAs based on above blocks suffer from relatively narrow bandwidth and lack of linear tunablility.
CDTA is a recently reported current mode active block with a current differencing circuit and a transconductance circuit, and CDTA is widely used in current-mode filters [25] [26] [27] , sinusoidal oscillators [28] [29] [30] and inductance simulator circuit [31] . Unlike previously reported current mode blocks, the most important characteristic of CDTA is that the two input ports (p and n) of the CDTA are virtually grounded, and the parasitics of the input ports are relatively smaller than the other current mode blocks, and the bandwidth of CDTA is relatively wider than the other current mode blocks.
In 2003, D. Biolek proposed the CDTA for the first time [32] , the circuit uses two current conveyors and one operational transconductance amplifier to achieve the CDTA, and the bandwidth is about 15 MHz. Keskin et al.
proposed a CDTA CMOS circuit in 2006 [28] , which consists of a CMOS current differential amplifier and a CMOS OTA. Uygur and Kuntman [33] proposed a simple CMOS CDTA in 2007. This circuit consists of a current control current source and a simple structure of the transconductance and its operating bandwidth can reach 100 MHz. In 2011, Firat proposed a modified CMOS CDTA [34] . In the difference current stage (pre-stage) of this circuit, basic current mirror is replaced by a cascade current mirror. At the input end of the OTA (the last stage), the cross coupling technology is used. And at the OTA output terminal, high impedance technology is used. These modifications make this circuit possess such features as the linearity of the circuit is increased, the output impedance of the circuit is improved, and its supply voltage can low to ±1.5 V, -3 dB bandwidth can achieve about 100 MHz. In 2013, Xu et al. [35] proposed a CDCTA, and its supply voltage is ±1.5 V, -3 dB bandwidth is about 200 MHz. However, there are some drawbacks for above these circuits: (a) the bandwidth of those circuits is limited, which is almost \200 MHz. (b)Those circuits have no linear tunablility of transconductances, so do not convenient to form multiplier or amplitude modulation circuits, and the tuning range is narrow. The application circuits based on CDTA are also reported [41] [42] [43] , such as filters and oscillators which are better high frequency characteristic than similar OTA-based and CCII-based the filters [36, 37] and oscillators [38] [39] [40] because of CDTA higher frequency characteristic compared with OTA and CCII.
Based on the above analysis of CDTA,a novel wide bandwidth low power and linear tunable transconductance CDTA is presented in this paper. The proposed CDTA has NMOS AC equivalent signal path, which could avoid the limitations of the high frequency application by the PMOS transistors (in the standard n-well CMOS process, the unity gain frequency of NMOS is about twice of PMOS [36] ). Moreover, the transconductance of the proposed circuit is linear tunable.
To overcome the drawbacks (narrow bandwidth, lack of transconductance linear tunablility and higher power consumption) of previous reported FPAAs, a current-mode field-programmable analog array (FPAA) using CDTAbased CABs as basic building blocks and a novel butterflyshaped continuous-time analog circuits is presented in this article. In order to reduce the number of CABs used in the FPAA, the butterfly-shape is adopted in this work. There are only six CABs used in the proposed FPAA, and the CABs in the FPAA are connected by meshed vertical input lines and horizontal output lines, and each node of the mesh is connected by a switch. The proposed FPAA could successively provide the following five basic analog circuit functions: six order current-mode low pass filter, second order current-mode universal filter, current-mode quadrature oscillator, current-mode multi-phase oscillator and current-mode multiplier. However, six CABs are not always working simultaneously. In this circumstance, unnecessary CABs could be shut down by the programmable CAB selection switches (S 1 ), which could effectively reduce the power consumption of the FPAA chip. The other advantage of the butterfly-shaped FPAA is the excellent scalability, and it is easy to expand the size of the FPAA by adding CABs in the horizontal and vertical directions of the FPAA.
2 The CDTA based current-mode CAB [34, 35] :
In Fig. 1 , p and n are the input terminals, z and x are the output terminals, g m is the transconductance gain, and Z z is the external impedance connected to the terminal z. From Eq. (1), the voltage of input terminal p and n are all zero, and they are virtually grounded, and the parasitics of the input ports are very small. The current i z is the difference of the currents at p and n (i p -i n ), and it flows from the terminal z into the impedance Z z . The voltage at the terminal z is transferred to a current at the terminal x (i x ) by a transconductance gain (g m ), which can be electronically controlled by an external bias current IBB.
A classical CMOS realization of CDTA circuit is shown in Fig. 2 [37] . On the basis of this circuit, much improved CDTA circuits have been reported in literatures [38, 39] , and they obtain good performances. However, those circuits have following shortages: (1) the AC equivalent circuit in Fig. 2 includes PMOS transistor, because of the hole carrier mobility in PMOS is slower than the electronic carrier mobility in NMOS, the bandwidth of this equivalent circuit is relatively small. (2) As the transconductance g m is proportional to the ffiffiffiffiffiffi I B3 p rather than has a lienear relation with I B3 , it is inappropriate to construct a multiplier or modulator by CDTA.
To overcome these drawbacks, we present a novel NMOS CDTA whose AC equivalent signal is composed of full NMOS transistors. The proposed NMOS CDTA is capable of providing a wide frequency bandwidth, and its transconductance G m can be linearly tuned by a single continuous bias current I BB . Meanwhile, it also has features of lower DC supply voltage, lower input resistance and higher output resistance. The functional block diagram of the proposed NMOS CDTA circuit is shown in Fig. 3 , and the implementation of the circuit is realized by NMOS based current differencing circuit and NMOS based linear tunable transconductance, which is presented in Fig. 4 .
The complete CDTA circuit is shown in Fig. 4 . The CDTA is designed such that all PMOS transistors only serve as current sources so that the signal has an all NMOS The current differencing circuit is formed by NMOS transistors MN 1 -MN 15 [44] . Since the drain electrodes of NMOS transistors MN 1 , MN 2 and MN 6 are biased by the same current source I B , the voltage of two current input node p and n are forced to track the grounded source electrode of MN 1 , and then the input terminal can be considered as the virtual ground. When the input currents i p and i n are forced into the input terminals p and n, they will be mirrored to the output z terminal through the groups of transistors MN 6 -MN 14 and MN 4 , MN 5 , MN 15 , respectively. After that, the drain current of MN 12 is I B -i p and MN 15 is I B ? i n , therefore, the output current at port z is equal to the difference of the input currents at ports p and n, i.e., i z = i p -i n .
In this configuration, the input shows a reduced smallsignal input resistance by using a negative feedback at its input terminals, which can be calculated as:
where A = r dsMN2 (g m ? g mb ) MN2 , g mMNi represents the transconductance of the transistor MN i ði ¼ 1; 2; 3; . . .; 32Þ; g mbMNi is the bulk transconductance and r dsMNi denotes the drain-source resistance of the transistor. Hence the negative feedback reduces the small-signal input impedances R p and R n by a factor equal to the gain A. In addition, the high output impedance at ports z can be evaluated as:
The transconductor stage is an essential part of CDTA circuit, providing a transconductance gain (G m ) which can directly transfer voltage signal of z terminal (V z ) into current output signal i x , and the G m of the CDTA can be electronically tuned by the bias current I BB . However, in traditional CDTA circuit, the G m is in the form of square root function, i.e.:
where K is the transconductance parameter of differential pair transistors. From Eq. (4), it is clear that the outputinput characteristic of traditional CDTA is nonlinear.
To overcome this drawback, a NMOS based linear tunable transcondutor is presented by using the linear tunable technique [45] . In Fig. 4 , transistors MN 16 -MN 31 consist of the wide linear tunable transconductor stage. The scheme adopts two OTAs, where an active resistor [46] formed by MN 23 and MN 24 are connected in series between OTA 1 and OTA 2 . Figure 5 shows the block diagram of linear tunable transconductor stage and the simulation result of the active resistor. From Fig. 5 (b) we knew the linearity error of the active resistor is about 0.35 % when VDD = -VSS = 1.5 V, which completely conforms to the circuit design requests in our work and has better actual application value.
Using the square law characteristics and neglecting the second-order effort of MOS transistors operating in the saturation region, the differential output current of the circuit of Fig. 4 can be expressed as: Additionally, the output resistance looking into the x terminal could be expressed as:
Figure 6 is the simulated and measured frequency responses of the proposed CDTA. Figure 6 (a) shows the current transfer characteristics from the terminal p and n to terminal z. From Fig. 6(a) , it is clear that the current transfer bandwidths from terminal p and n to terminal z are 1.338, 2.092 GHz in experimental situation, and 1.359, 2.001 GHz in simulation situation respectively. Figure 6 (b) shows the current transfer characteristics from the terminal x to terminal z. From Fig. 6(b) , it is clear that the current transfer bandwidth from terminal x to terminal z is [1 GHz. The difference between all the measured and simulated results is \5 %, which is within range of the manufacturing process variations. The Bode plot of the proposed CDTA is shown in Fig. 9 . Figure 9 (a) shows that the phase margin is about 80°and 60°in simulation situation and experiment situation when I BB is 160 lA, respectively. From Fig. 9(b) , we can see the varying scope of margin phase is about 46.15°-80.01°in simulation situation, 42.30°-59.87°in experiment situation where I BB changes from 20 to 200 lA. The difference between measurements and simulations are due to the manufacturing process variations and measurement limitations. The gain margin of the proposed CDTA is about 30 ± 0.5 dB where I BB changes from 20 to 200 lA in simulation situation and experiment situation. The simulated and measured results show that phase margin can make CDTA has good stability [47] . Figure 10 is the Microphotograph of the chip of the CDTA. Table 1 gives the W/L ratio of the MOS transistors in Fig. 4 . Table 2 summarize the measured results of the proposed CDTA, and Table 3 compares the performances of the proposed CDTA with other reported works. From Tables 1 and 2 , we could know that the proposed NMOSbased CDTA has the advantages of higher current transfer bandwidths, lower power consumption and linear tunable than the other reported works.
The CDTA-based CAB
The proposed CDTA-based CAB is presented in Fig. 11 . The CAB consists of a CDTA, a programmable capacitor C eq and two programmable switches. The p and n are the input terminals of the CAB, the z and x are the output terminals of the CAB. The connections and disconnections of the supply voltage and capacitor array are controlled by the switches S 1 and S 2 , respectively. The terminal V b is the bias of the transconductance amplifier of the CAB, moreover, the terminal V b has another important function, and it could be used as an input terminal in the currentmode multiplier. Here, the programmable capacitor C eq is presented in Fig. 11 . The programmable capacitor array consists of five groups of capacitors from C 0 to C 4 , and the capacitance value of the programmable capacitor is adjusted by the selection switches S C0 -S C4 .
The equivalent capacitance of the programmable capacitor array in Fig. 12 could be expressed as:
where a n = 0 or 1, when switch S Cn is turned on, a n equals to 1, and when switch S Cn is turned off, a n equals to 0. C p is the parasitic capacitance when all the switches are turned off.
Proposed field programmable analogue array
The goal of the presented work is a design study of programmable and reconfigurable FPAA, and the FPAA could generate five basic analog circuit functions, such as: six order current-mode low pass filter, second order currentmode universal filter, current-mode quadrature oscillator, current-mode multi-phase oscillator and current-mode multiplier.
The proposed butterfly-shaped FPAA is presented in Fig. 13 . The FPAA consists of six identical CDTA-based CABs. The vertical lines are the inputs of the FPAA, and the horizontal lines are the outputs of the FPAA. The input lines and output lines interweave into a mesh, and each node of the mesh is connected by a MOS switch. Actually, it is easy to expand the size of the FPAA by adding CABs in the horizontal and vertical directions of the FPAA, and the excellent scalability is a big advantage of the butterflyshaped FPAA. Here, the vertical auxiliary lines in the middle of the FPAA further facilitate the connection of each node of the butterfly-shaped FPAA.
The structure of interwoven vertical input lines and horizontal output lines is suitable for analog FPAA, because by turning on and off some specific node switches, the six order current-mode low pass filter, second order current-mode universal filter, current-mode quadrature oscillator, current-mode multi-phase oscillator and currentmode multiplier could be generated successively. However, the six CABs are not always working simultaneously. In this circumstance, the unnecessary CABs could be shut down by the programmable CAB selection switches (S 1 ), which could effectively reduce the power consumption of the FPAA chip. Similarly, the programmable capacitor selection switches (S 2 ) are used for capacitor selection. All the below simulated and measured results are based on the Cadence IC Design Tools 5.1.41.
The six-order current-mode low pass filter
The CDTA-based low pass filter is based on a sixth-order all-pole passive LC low-pass (LP) filter, and the passive LC low pass filter is presented in Fig. 14 . Figure 15 is the leapfrog signal flow diagram of the sixth-order all-pole passive LC LP filter. T 1 and T 6 are lossy integrators, and T 2 -T 5 are lossless integrators. Using the CDTA-based lossy integrators and lossless integrators instead of T 1 -T 6 in Fig. 15 , the CDTA-based six order low pass filter is presented in Fig. 16 . Figure 17 is the FPAA realization of the six order low pass filter. The thick lines in Fig. 17 stand for the connected signal paths, and the solid dots stand for the switches between the signals paths are turned on. The circuit was simulated and measured with the values of external capacitors C 1 -C 6 are all equal to 10 pF, and all I BB of CDTAs are 87.5 lA. The results are presented in Fig. 18. From Fig. 18 , it is clear that the bandwidth of the low pass filter is about 500 MHz. The falling edge of the curve at about 200 MHz is very steep, and the low pass filter has excellent band noise suppression ability. The slight deviations of the measurements from the simulations are due to the manufacturing process variations and measurement limitations. 
14 Six-order passive LC low pass filter
The second order current-mode universal filter
The CDTA-based second order current-mode universal filter is shown in Fig. 19 . The filter could realize LP, highpass (HP), band-pass (BP), band-stop (BS) and all-pass (AP) filter functions simultaneously. Analyzing Fig. 19 by using Eq. (1) yields the following current transfer equations as (8)- (12) .
From Eqs. (8)- (12), it is clear that i o1 is the LP output, i o2 is the BP output, i o3 is the HP output, i o4 is the notch output and (i o4 -i o2 ) is the AP output. Figure 20 is the FPAA realization of the second order universal filter. CAB 1 -CAB 4 are turned on and CAB 5 -CAB 6 are turned off by the switches S 1 . Here, the programmable CAB selection switches (S 1 ) are very useful, the unnecessary CABs in the second order universal filter (CAB 5 and CAB 6 ) are turned off, and it is a good approach to save energy, especially in large scale FPAA design. Figure 21 is the post-layout simulation results and measured results of the second order current-mode universal filter, where I BB of CDTA 1 , CDTA 2 and CDTA 3 are set as 100 lA, the values of the capacitors are C 1 = 55 pF and C 2 = 22 pF, C 1 and C 2 are external capacitors. The LP, HP, BP, AP and BS frequency responses of the universal filter, and the center frequency of the filter is about 70 MHz; The AP frequency response and phase response of the universal filter, the AP response is relatively flat, and the phase variation is 360°, from -180°to ?180°. The difference between simulated and measured results is due to fabrication tolerances and measurement limitations.
The current-mode quadrature oscillator
The CDTA-based quadrature oscillator is presented in Fig. 22 . There are three CDTAs and two capacitors used in this circuit. A routine circuit analysis using Eq. (1), we can get the characteristic equation of the quadrature oscillator is:
where g m1 , g m2 and g m3 are the transconductance of the CDTA 1 , CDTA 2 and CDTA 3 , respectively. From Eq. (13), the condition of oscillation (CO) and frequency of oscillation (f 0 , x 0 , FO) of the quadrature oscillator can be expressed as:
FO:
where x 0 ¼ 2pf 0 . From Fig. 22 , the current transfer function between i o1 and i o2 is:
So, the phase difference between i o1 and i o2 is 90°, and the two output currents are quadrature.
From Eq. (14), the CO require that g m1 and g m2 must be exactly matched but it can't be carried out well since there are inevitably non-ideal characteristics. So, amplitude automatic gain control circuit (AGC) [40] is necessary in the design of oscillator, shown in Fig. 23 . The input voltage AGC INP comes from port X? of CDTA 3 in the Fig. 22 through a load resistor. In the Fig. 23 , diodes D1 and D2 form a diode rectifier which rectifies the input AGC voltage. Capacitor C f and resistor R f constitute a filter. Voltage to current converter can transfer DC voltage-DC current which is directly connected to IBB of CDTA1 (see AGC current in the Fig. 4) . A gain compensation mechanism is established via AGC, which can keep the amplitude of oscillator more stable and achieve lower total harmonic distortion (THD) [40] . In the Fig. 23 , the circuit is realized by commercially available discrete devices. VCA810_12, IN4148 and CA3080E are chosen as the types of the amplifier, diode and voltage to current converter respectively. The values of resistors, capacitors are shown in Fig. 23 . Figure 24 is the FPAA realization of the quadrature oscillator. CAB 1 -CAB 3 are turned on and CAB 4 -CAB 6 are turned off by the switches S 1 .
The quadrature oscillator circuit is tested with all the bias current I BB = 87.5 lA, the capacitors C 1 = 10 pF and C 2 = 50pF, C 1 and C 2 are external capacitors. Figure 25 shows simulation results of the quadrature oscillator. Figure 26 shows dependence of frequency f 0 of quadrature oscillators on bias current I BB , where ideal, expected, measured and simulated results is compared. The ideal range of f 0 is calculated as 21.2-78 MHz. About 5 % error tolerance is allowable in the expected estimation. The expected, simulated and measured results are fairly consistent. The time of starting oscillation is about 2.8 ls and the oscillation frequency is about 74 MHz. Figure 27 shows dependence of THD, output amplitude, phase shift and phase error quadrature oscillator on frequency f 0 . The measured THD is lower than 1 % when f 0 is larger than 20 MHz for both observed outputs V 01 and V 02 (Fig. 27a) . The observed output voltage is about 500 mV, and voltage level changes slightly during the tuning processing (Fig. 27b) . Phase shift between V 01 and V 02 and phase shift error with -90°are shown in Fig. 27(c, d) , the ideal phase shift between V 01 and V 02 is -90°. From  Fig. 27(c, d) , the maximal phase error with -90°is about ±3°.
The current-mode multi-phase oscillator
The CDTA-based multi-phase oscillator is presented in Fig. 28 . CDTA 1 -CDTA 3 and C 1 -C 3 are used for lossy integrators, and the characteristics equations should be:
where g m is the transconductance of the CDTA and C stands for the capacitor connected with the CDTA. CDTA 4 and CDTA 5 constitute the variable gain amplifier, and its characteristics equation should be:
Assuming that g m1 = g m2 = g m3 , and C 1 = C 2 = C 3 , and the loop gain of the multi-phase oscillator should be:
According to the Barkhausen stability criterion (1) oscillators will sustain steady-state oscillations only when the loop gain is equal to the unity; (2) the phase shift around the loop is zero or an integer multiple of 2p. The CO and the frequency of oscillation (f 0 , x 0 , FO) of the multi-phase oscillator could be given as: Figure 29 is the FPAA realization of the multi-phase oscillator. There are five CABs used in the FPAA, and CAB 4 is turned off.
Simulations and experiments for the proposed multiphase oscillator are performed with the capacitors C 1 = C 2 = C 3 = 500 pF, C 1 , C 2 and C 3 are external capacitors. IBB of CDTA 4 is set as 100 lA and IBB of CDTA 5 is set as 180 lA. Figure 30 is the transient response of quadrature outputs Vo1, V o2 and V o3 (where I BB of CDTA 1 -CDTA 3 is set as 87.5 lA). From Fig. 30 , it is clear that the starting time is about 5.5 ns and the oscillation frequency is about 11.7 MHz. Figure 30 shows the ideal range of f 0 is 3.5-12 MHz. Figure 31 shows characteristics of multiphase oscillator Fig. 31(a) is dependence of f 0 on IBB by changing I BB of CDTA 1 -CDTA 3 from 20 to 200 lA at the same time. Figure 31(b) shows the dependence of THD, output amplitude on f 0 , the measured THD is lower than 1.5 % when f 0 is larger than 3 MHz for all observed outputs. Dependence of output amplitude on f 0 in shown in Fig. 31(c) , it is clear that the output voltage level changes slightly during the tuning processing. Phase shift between V 02 and V 03 and phase shift error with -90°are shown in Fig. 27(d, e) , the ideal phase shift between V 02 and V 03 is -90°. From Fig. 31(d, e) , the maximal phase shift error with -90°is up to ±2.48°. The amplitude automatic gain control (AGC) circuit in Fig. 23 is also necessary for multi-phase oscillator. The input voltage AGC INP is come from port X? of CDTA2 in the Fig. 28 through a load resistor, and the output of AGC is connected to IBB of CDTA 4 .
3.5 The current-mode multiplier and amplitude modulator Figure 32 is the CDTA-based current-mode multiplier and amplitude modulator. There are four CDTAs used in this circuit, and this circuit could realize the analog multiplier and amplitude modulator simultaneously. Here, the bias voltage terminal V b of CDTA 3 is not only used as the bias terminal, but also used as the input terminal of the carrier signal.
By a routine circuit analysis using the terminal equation of the CDTA in Eq. (1) From Eqs. (22) and (23), it is clear that i o1 is the amplitude modulator output, and i o2 is the multiplier output. Figure 33 is the FPAA realization of the multiplier and amplitude modulator. CAB 1 -CAB 4 are used in the FPAA to realize the multiplier and amplitude modulator, and CAB 5 and CAB 6 are turned off to reduce the power consumption. Figure 34 is the simulation results of the multiplier and amplitude modulator, where I BB = 100 lA in the circuit. From Fig. 34 , it is clear that the multiplier and amplitude modulator could realize multiplication and amplitude modulation simultaneously. All the above simulated and measured results are based on the Cadence IC Design Tools 5.1.41.
The chip and its measurement results
The proposed FPAA is realized using standard Charted 0.18 lm CMOS technology. Figure 35 is Microphotograph of the chip of the FPAA, which takes a compact chip area 5 Non-ideal characteristics of CDTA and its second order filter
Considering the input and output impedance, the non-ideal model of CDTA is shown in Fig. 38 . In Fig. 38 , Z in and Z X are input and output impedance of CDTA, respectively. Figure 39 shows the simulated results of Z in and Z X . According to the results of simulation in Fig. 38 , we can employ add of R in0 and high pass impedance to approximate the input impedance, employ low pass impedance to approximate the impedance of terminal X. Thus, input impedance and the impedance of terminal X can denote the following estimated formulas: 
where R in0 and R X0 are resistance of CDTA in low frequency. To simulate the input and output impedance well, appropriate parameters k 1 , k 2 and p x in (24) and (25) should be selected. From Fig. 39 , we could get R X0 = 216 kX, R in0 = 23.5 X, then Z in = 446.8 X, so we could calculated the parameters as: p x = 2.2 9 10 8 , Z 0 = 1000, k 1 = 3.77 9 10 9 , k 2 = 3.948 9 10 17 .
To the CDTA-based second order universal filter shown in the Fig. 18 , using non-ideal CDTA model shown in the Fig. 3 , we can deduce the transfer function of the low pass universal second order filter as follow: The transfer function (26) contains a two-order zero in right half plane, which is given by:
Zeros could get ?40 dB/dec in amplitude-frequency response, which caused the attenuation decreased in high frequency.
The non-ideal transfer function of BS filter is given by:
where
At the x 0 , the amplitude of transfer function of BS filter H BS is minimum, namely, signal amplitude at the x 0 is decayed at most. Making s = jx, H(jx)could be get, which is:
Using MATLAB, the calculated value of (31) could be gotten, and the value is variable with the frequencies, and the variation of attenuation with the change of f is shown in Fig. 40 , where x = 2pf.
From Fig. 40 , the attenuation change as f with the change of gm and C (set gm1 = gm2 = gm, C1 = C2 = C). When gm changes from 100 lS to 1 mS, C is changed from 0.1 to 30 pF, f is changed from 3.3 MHz to 1 GHz and the attenuation is changed from -35.2 to -13.3 dB. It is clear that the attenuation of the BS filter become small with frequency increase. From Fig. 40 , it can be seen that the attenuation at about 70 MHz is larger than -20 dB which is agreed with attenuation of BS filter in the Fig. 21 . This explains the CDTA-based second order universal filter in the Fig. 18 have no good characteristic of filter in the high frequency range larger than 100 MHz.
Conclusions
A novel CDTA-based versatile butterfly-shaped FPAA is designed in this paper. The proposed FPAA could successively realize six order low pass filter, second order universal filter, current-mode quadrature oscillator, currentmode multi-phase oscillator and current-mode multiplier for analog signal processing. By using the butterfly-shaped topology with meshed vertical input lines and horizontal output lines, there are only six CABs used in the proposed FPAA, which simplifies the complexity of designing of FPAA. Moreover, unnecessary CABs could be shut down by the programmable CAB selection switches, which further reduce the power consumption of the FPAA. It is easy to expand the size of the FPAA by adding CABs in the horizontal and vertical directions of the FPAA, and the excellent scalability of the CDTA-based FPAA is another advantage of the butterfly-shaped FPAA.
